



**FIG. 1**




**FIG. 2**




**FIG. 3**


**FIG. 4A**




**FIG. 4B**




**FIG. 4C**




**FIG. 4D**




**FIG. 4E**



**FIG. 5A**




**FIG. 5B**




**FIG. 5C**


**FIG. 6A**




**FIG. 6B**




**FIG. 6C**







**FIG. 7**




**FIG. 7A**




**FIG. 8**




**FIG. 9**




**FIG. 10**



**FIG. 11**



**FIG. 12**



**FIG. 13**




FIG. 14A

FIG. 14B






FIG. 15


{from 314, FIG. 3}



{from 204, FIG. 3}




**FIG. 15A**




**FIG. 15B**


**FIG. 16A**




**FIG. 16B**




**FIG. 16C**





**FIG. 17**



**FIG. 18**




FIG. 18A




FIG. 19




FIG. 20





FIG. 20A



**FIG. 20B**




FIG. 20C





FIG. 20D

FIG. 21

Integrated Circuit Chip 2102

Digital Data Sample Processor 2112






FIG. 22




FIG. 23







FIG. 24



**FIG. 25**




**FIG. 26**




**FIG. 27**

2104a 2104b 2104n 2104r 2116



**FIG. 28**

**FIG. 29**




FIG. 30

## Example Router




FIG. 31

3200




FIG. 32

3300




FIG. 33